( en | de | ru )

 

Disambiguation of "Biswas, Arnab Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat.

, , and . Circuits Syst. Signal Process., 34 (10): 3241-3290 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kalyan Kumar Biswas

Tapash Kumar Biswas

Dipak Kumar Biswas

Arnab Palit

Arnab Bhattacharyya

 

Other publications of authors with the same name

Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat., , and . Circuits Syst. Signal Process., 34 (10): 3241-3290 (2015)Source Authentication Techniques for Network-on-Chip Router Configuration Packets.. JETC, 13 (2): 28:1-28:31 (2016)KLEESPECTRE: Detecting Information Leakage through Speculative Cache Attacks via Symbolic Execution., , , , and . CoRR, (2019)A small and adaptive coprocessor for information flow tracking in ARM SoCs., , , , , , and . ReConFig, page 1-8. IEEE, (2018)Protecting Network-on-Chip Intellectual Property Using Timing Channel Fingerprinting., and . ACM Trans. Embed. Comput. Syst., 21 (2): 17:1-17:21 (2022)LAMBDA: Lightweight Assessment of Malware for emBeddeD Architectures., , , , , , , and . ACM Trans. Embed. Comput. Syst., 19 (4): 23:1-23:31 (2020)Role based shared memory access control mechanisms in NoC based MP-SoC., and . Nano Commun. Networks, (2016)A novel lightweight hardware-assisted static instrumentation approach for ARM SoC using debug components., , , , , , and . AsianHOST, page 92-97. IEEE, (2018)Efficient Timing Channel Protection for Hybrid (Packet/Circuit-Switched) Network-on-Chip.. IEEE Trans. Parallel Distributed Syst., 29 (5): 1044-1057 (2018)Cryptographic Software IP Protection without Compromising Performance or Timing Side-channel Leakage.. ACM Trans. Archit. Code Optim., 18 (2): 20:1-20:20 (2021)