( en | de | ru )

 

Disambiguation of "Roh, Seungha"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.1-pJ/b 8-to-16-Gb/s Receiver With Stochastic CTLE Adaptation.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 381-385 (February 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jens Röh

Klaus Röh

Lars Röh

Dieter Röh

Thomas Röh

 

Other publications of authors with the same name

A 64-Gb/s PAM-4 Receiver With Transition-Weighted Phase Detector., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (9): 3704-3708 (2022)A 6b 48-GS/s Asynchronous 2b/cycle Time-Interleaved ADC in 28-nm CMOS., , , , , , and . ISOCC, page 127-128. IEEE, (2021)A Maximum Eye Tracking Clock-and-Data Recovery Scheme with Golden Section Search(GSS) Algorithm in 28-nm CMOS., , and . ISOCC, page 47-48. IEEE, (2021)A 1.1-pJ/b 8-to-16-Gb/s Receiver With Stochastic CTLE Adaptation., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 381-385 (February 2023)A 2.5-32 Gb/s Gen 5-PCIe Receiver With Multi-Rate CDR Engine and Hybrid DFE., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2677-2681 (2022)An 80-Gb/s PAM-4 Simultaneous Bidirectional Transceiver With Hybrid Adaptation Scheme., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (8): 2884-2888 (August 2023)A 0.99-pJ/b 10-Gb/s Receiver With Fast Recovery From Sleep Mode Under Voltage Drift., , , , , , , , , and 2 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 70 (11): 4003-4007 (November 2023)A 14-28 Gb/s Reference-less Baud-rate CDR with Integrator-based Stochastic Phase and Frequency Detector., , , and . ISCAS, page 1-5. IEEE, (2023)