Author of the publication

An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture.

, , , , and . ISCAS, page 149-152. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture., , , , and . ISCAS, page 149-152. IEEE, (2008)An 8-bit 500 MSPS segmented current steering DAC using Chinese abacus technique., and . VDAT, page 1-2. IEEE, (2016)A Pairwise Swap Enabled Randomized DEM Addressing Intersegment Mismatch for Current Steering Digital-to-Analog Converters., and . IEEE Trans. Very Large Scale Integr. Syst., 30 (9): 1332-1340 (2022)Theoretical Understanding of Some Conditional and Joint Biases in RC4 Stream Cipher., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (11): 1869-1879 (2018)Risk Analysis of Green Supply Chain Using a Hybrid Multi-Criteria Decision Model: Evidence from Laptop Manufacturer Industry., , , , and . Axioms, 11 (12): 668 (2022)Revisiting Prime Power RSA.. IACR Cryptology ePrint Archive, (2015)Cryptanalysis of Multi-Prime Φ-Hiding Assumption., , , , , and . IACR Cryptology ePrint Archive, (2016)Cryptanalysis of Dual CRT-RSA., and . IACR Cryptology ePrint Archive, (2010)Cryptanalysis of RSA with more than one decryption exponent., and . Inf. Process. Lett., 110 (8-9): 336-340 (2010)Some applications of lattice based root finding techniques., and . Adv. in Math. of Comm., 4 (4): 519-531 (2010)