Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit.

J. Li, Y. Zeng, J. Wang, J. Liao, J. Yang, and H. Tan. IEEE Access, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Zeng

Gang Zeng

Lecai Zeng

Aiqun Zeng

Zhenbing Zeng

Other publications of authors with the same name

A 15 mV-input and 71%-efficiency boost converter with 22 mV output ripple for thermoelectric energy harvesting application.Y. Lin, T. Wu, Y. Zeng, J. Yang, W. Chen, and Z. Li. Microelectron. J., (2022)Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit.J. Li, Y. Zeng, J. Wang, J. Liao, J. Yang, and H. Tan. IEEE Access, (2020)A push-pulled FVF based output-capacitorless LDO with adaptive power transistors.Y. Zeng, Y. Liu, X. Zhang, and H. Tan. Microelectron. J., (2017)Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter.Z. Gu, F. Yang, Y. Zhang, Y. Zeng, Z. Luo, Y. Du, L. Du, and Y. Li. IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3807-3811 (October 2023)Optimization of CMOS Voltage reference with Prediction based on Multi-group Hierarchical Collaborative Evolution and GBDT.Y. Zeng, P. Lin, M. Lv, S. Xie, M. Hou, J. Yang, and W. Chen. ISCAS, page 3562-3565. IEEE, (2022)High PSR output-capacitor-less LDO with double buffers technique.R. Li, X. Zhang, Y. Zeng, Y. Lin, J. Yang, and H. Tan. ICECS, page 1-4. IEEE, (2020)High-PSR and fast-transient LDO regulator with nested adaptive FVF structure.R. Li, Y. Zeng, Y. Lin, J. Yang, and H. Tan. ICTA, page 51-52. IEEE, (2020)Knowledge Transfer Framework for PVT Robustness in Analog Integrated Circuits.J. Li, Y. Zeng, H. Zhi, J. Yang, W. Shan, Y. Li, and Y. Li. IEEE Trans. Circuits Syst. I Regul. Pap., 71 (5): 2017-2030 (May 2024)Robust circuit optimization under PVT variations via weight optimization problem reformulation.J. Li, Y. Li, and Y. Zeng. Expert Syst. Appl., (2024)Optimization of CMOS Voltage Reference with Blended Distribution Estimation Based on Parameter Evolutionary Algorithms.Y. Zeng, C. Li, X. Yu, Y. Luo, J. Zhao, and J. Li. MWSCAS, page 1010-1014. IEEE, (2023)

BibSonomy

Disambiguation of "Zeng, Yanhan"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit.

Please choose a person to relate this publication to

Jian Zeng

Gang Zeng

Lecai Zeng

Aiqun Zeng

Zhenbing Zeng

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Zeng, Yanhan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit.

Please choose a person to relate this publication to

Jian Zeng

Gang Zeng

Lecai Zeng

Aiqun Zeng

Zhenbing Zeng

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit.