Author of the publication

A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization.

, , , and . IEEE J. Solid State Circuits, 41 (10): 2314-2323 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Self-oscillating multilevel switched-capacitor DC/DC converter for energy harvesting., , , and . NORCAS, page 1-5. IEEE, (2017)A 0.4-V Subnanowatt 8-Bit 1-kS/s SAR ADC in 65-nm CMOS for Wireless Sensor Applications., , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (8): 743-747 (2016)Utilizing Process Variations for Reference Generation in a Flash ADC., and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (5): 364-368 (2009)A 3-nW 9.1-ENOB SAR ADC at 0.7 V and 1 kS/s., and . ESSCIRC, page 369-372. IEEE, (2012)Modeling and Analysis of Harmonic Spurs in DLL-Based Frequency Synthesizers., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (11): 3075-3084 (2014)A 0.5-V 250-nW 65-dB SNDR passive ΔΣ modulator for medical implant devices., and . ISCAS, page 2010-2013. IEEE, (2013)A 0.7-V 400-nW fourth-order active-passive ΔΣ modulator with one active stage., and . VLSI-SoC, page 1-6. IEEE, (2013)A Leakage Compensation Technique for Dynamic Latches and Flip-Flops in Nano-Scale CMOS., and . SoCC, page 83-84. IEEE, (2006)1.56 GHz On-chip Resonant Clocking in 130nm CMOS., , and . CICC, page 241-244. IEEE, (2006)Low power and low voltage CMOS digital circuit techniques., and . ISLPED, page 7-10. ACM, (1998)