Author of the publication

Mask cost reduction with circuit performance consideration for self-aligned double patterning.

, , , and . ASP-DAC, page 787-792. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The BRI Algorithm for Double-Sides QBD Process., and . HPCA (China), volume 5938 of Lecture Notes in Computer Science, page 362-368. Springer, (2009)Multi-feature fusion refine network for video captioning., , and . J. Exp. Theor. Artif. Intell., 34 (3): 483-497 (2022)RGB+2D skeleton: local hand-crafted and 3D convolution feature coding for action recognition., , , , , and . Signal Image Video Process., 15 (7): 1379-1386 (2021)A hierarchical representation for human action recognition in realistic scenes., , , and . Multim. Tools Appl., 77 (9): 11403-11423 (2018)A hybrid grasshopper optimization algorithm with bat algorithm for global optimization., and . Multim. Tools Appl., 80 (3): 3863-3884 (2021)Selecting Effective and Discriminative Spatio-Temporal Interest Points for Recognizing Human Action., , , and . IEICE Trans. Inf. Syst., 96-D (8): 1783-1792 (2013)Developing Daily Cloud-Free Snow Composite Products From MODIS Terra-Aqua and IMS for the Tibetan Plateau., , , , , , and . IEEE Trans. Geosci. Remote. Sens., 54 (4): 2171-2180 (2016)Consistent constraint-based video-level learning for action recognition., , , , and . EURASIP J. Image Video Process., 2020 (1): 35 (2020)A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (8): 1228-1239 (2013)On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (6): 1205-1216 (2020)