( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modelling and Refinement of an On-Chip Communication Architecture.

, , и . ICFEM, том 3785 из Lecture Notes in Computer Science, стр. 219-234. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Martin Juha

Juha Tiihonen

Attila Juhász

Ingolf Juhasz-Böss

Juha Reunanen

 

Другие публикации лиц с тем же именем

HIBS - Novel inter-layer bus structure for stacked architectures., , и . 3DIC, стр. 1-7. IEEE, (2011)High-performance on-chip network platform for memory-on-processor architectures., , , , и . ReCoSoC, стр. 1-6. IEEE, (2011)Design space exploration of thermal-aware many-core systems., , , , и . J. Syst. Archit., 59 (10-D): 1197-1213 (2013)Energy-Efficient Navigation of an Autonomous Swarm with Adaptive Consciousness., , , , и . Remote. Sens., 13 (6): 1059 (2021)Using Ant Colony System to Consolidate VMs for Green Cloud Computing., , , , , , и . IEEE Trans. Serv. Comput., 8 (2): 187-198 (2015)Parallel imperialist competitive algorithms., , , , , и . Concurr. Comput. Pract. Exp., (2018)Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 20 (12): 2265-2277 (2012)Efficient application mapping in resource limited homogeneous NoC-based manycore systems., , и . HPCS, стр. 207-212. IEEE, (2013)A Security Framework for Fog Networks Based on Role-Based Access Control and Trust Models., , , и . CONFENIS, том 310 из Lecture Notes in Business Information Processing, стр. 168-180. Springer, (2017)DyMeP: An Infrastructure to Support Dynamic Memory Binding for Runtime Mapping in CGRAs., , , , , и . VLSID, стр. 547-552. IEEE Computer Society, (2015)