( en | de | ru )

 

Disambiguation of "Becker, Jürgen"

Author of the publication

copydeleteadd this publication to your clipboard
Reconfigurable Hardware for Power-over-Fiber Applications.

, , , , , , , and . FPL, page 525-531. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jürgen Becker

Jürgen Becker

Jürgen Becker

Jürgen Becker

Jürgen Becker

 

Other publications of authors with the same name

Die Partnerschaft von Lomé. Schriftenreihe europäische Wirtschaft Nomos-Verl.-Ges., Baden-Baden, (1979)From MOSFETs to Ambipolar Transistors: Standard Cell Synthesis for the Planar RFET Technology., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (1): 114-125 (2021)Automated Search for Deep Neural Network Inference Partitioning on Embedded FPGA., , , , , , and . PKDD/ECML Workshops (1), volume 1752 of Communications in Computer and Information Science, page 557-568. Springer, (2022)DREAM: Distributed Reinforcement Learning Enabled Adaptive Mixed-Critical NoC., , , , and . ISVLSI, page 1-6. IEEE, (2023)A Reconfigurable Hardware-Monitor for Communication Analysis in Distributed Real-Time Systems., , and . IPPS/SPDP Workshops, volume 1388 of Lecture Notes in Computer Science, page 61-66. Springer, (1998)A Secure Framework with Remote Configuration of Intellectual Property., , and . ICISSP, page 564-571. SciTePress, (2019)Providing multiple hard latency and throughput guarantees for packet switching networks on chip., , , and . Comput. Electr. Eng., 39 (8): 2603-2622 (2013)A Hybrid Prototyping Framework in a Virtual Platform Centered Design and Verification Flow., , and . IEEE Embed. Syst. Lett., 13 (1): 1-4 (2021)A Study of the Impact of Formulation of Cost Function in Task Mapping Problem on NoCs., , , , and . NorCAS, page 1-7. IEEE, (2020)Dynamic Online Reconfiguration of Digital Clock Managers on Xilinx Virtex-II/ Virtex II-Pro FPGAs: A Case Study of Distributed Power Management., , and . ReCoSoC, volume 7551 of KIT Scientific Reports, page 45-50. KIT Scientific Publishing, (2010)