Author of the publication

A Vision Processor With a Unified Interest-Point Detection and Matching Hardware for Accelerating a Stereo-Matching Algorithm.

, , , , and . IEEE Trans. Circuits Syst. Video Techn., 26 (12): 2328-2343 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A high performance low power dynamic PLA with conditional evaluation scheme., and . ISCAS (2), page 881-884. IEEE, (2004)A low power charge sharing ROM using dummy bit lines., and . ISCAS (5), page 377-380. IEEE, (2003)A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 724-728 (2019)A low-power ROM using single charge-sharing capacitor and hierarchical bit line., and . IEEE Trans. Very Large Scale Integr. Syst., 14 (4): 313-322 (2006)An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (3): 588-592 (2015)Modeling of the distributed gate RC effect in MOSFET's., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (12): 1365-1367 (1989)A low-power SRAM using hierarchical bit line and local sense amplifiers., and . IEEE J. Solid State Circuits, 40 (6): 1366-1376 (2005)An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter., , , , and . IEEE J. Solid State Circuits, 39 (5): 761-774 (2004)A 250MHz-2GHz wide range delay-locked loop., and . CICC, page 139-142. IEEE, (2004)Reconfigurable mobile stream processor for ray tracing., , and . CICC, page 1-4. IEEE, (2010)