Author of the publication

A hardware Gaussian noise generator using the Wallace method.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 911-920 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Flexible Architecture for Precise Gamma Correction., , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (4): 474-478 (2007)Hardware designs for function evaluation and LDPC coding.. Imperial College London, UK, (2004)British Library, EThOS.A Flexible Hardware Encoder for Low-Density Parity-Check Codes., , , , , and . FCCM, page 101-111. IEEE Computer Society, (2004)Precision-Aware Self-Quantizing Hardware Architectures for the Discrete Wavelet Transform., , and . IEEE Trans. Image Processing, 21 (2): 768-777 (2012)Automating custom-precision function evaluation for embedded processors., , , , and . CASES, page 22-31. ACM, (2005)A Gaussian Noise Generator for Hardware-Based Simulations., , , and . IEEE Trans. Computers, 53 (12): 1523-1534 (2004)A Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation., and . IEEE Trans. Computers, 56 (4): 567-571 (2007)Pilotless Frame Synchronization via LDPC Code Constraint Feedback., , , and . IEEE Communications Letters, 11 (8): 683-685 (2007)Joint LDPC decoding and timing recovery using code constraint feedback., , , and . IEEE Communications Letters, 10 (3): 189-191 (2006)Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method., , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (8): 952-962 (2007)