( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An efficient design for one-dimensional discrete Hartley transform using parallel additions.

. IEEE Trans. Signal Process., 48 (10): 2806-2813 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jia-Jiun Yan

Jiun-Hao Wang

Jiun-Shan Chen

Shann-Jiun Chang

Jiun-Hung Yu

 

Другие публикации лиц с тем же именем

An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model., , , , и . DAC, стр. 652-657. IEEE, (2007)Dynamic voltage domain assignment technique for low power performance manageable cell based design., , , и . ASP-DAC, стр. 359-360. IEEE, (2010)Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism., , , , и . ASP-DAC, стр. 85-86. IEEE, (2011)Recognizing Chinese Texts with 3D Convolutional Neural Network., , , и . ICIP, стр. 2120-2123. IEEE, (2019)Real-Time 3D Depth Generation for Stereoscopic Video Applications with Thread-Level Superscalar-Pipeline Parallelization., , , и . J. Signal Process. Syst., 72 (1): 17-33 (2013)An efficient design for one-dimensional discrete Hartley transform using parallel additions.. IEEE Trans. Signal Process., 48 (10): 2806-2813 (2000)A High-Speed/Low-Power Multiplier Using an Advanced Spurious Power Suppression Technique., , , и . ISCAS, стр. 3139-3142. IEEE, (2007)A CORDIC-based VLSI Array for Computing 2-D Discrete Hartley Transform., , и . ISCAS, стр. 1571-1574. IEEE, (1993)A High Throughput Deblocking Filter Design Supporting Multiple Video Coding Standards., , и . ISCAS, стр. 2377-2380. IEEE, (2009)Design of a new signal security system., и . ISCAS (4), стр. 121-124. IEEE, (2002)