( en | de | ru )

 

Disambiguation of "Shao, Zili"

Author of the publication

copydeleteadd this publication to your clipboard
A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2402-2410 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zili Li

Zili Dan

Eva Zilian

Sonia Ziliotto

Elke Zilius

 

Other publications of authors with the same name

Utilizing NVDIMM to alleviate the I/O performance gap for big data workloads.. VLSI-DAT, page 1. IEEE, (2017)General loop fusion technique for nested loops considering timing and code size., , , and . CASES, page 190-201. ACM, (2004)Which is the best PID variant for pneumatic soft robots an experimental study., , , , and . IEEE CAA J. Autom. Sinica, 7 (2): 451-460 (2020)RNFTL: a reuse-aware NAND flash translation layer for flash memory., , , , , and . LCTES, page 163-172. ACM, (2010)Balloonfish: Utilizing morphable resistive memory in mobile virtualization., , , , , and . ASP-DAC, page 322-327. IEEE, (2015)TLC-FTL: Workload-Aware Flash Translation Layer for TLC/SLC Dual-Mode Flash Memory in Embedded Systems., , , , and . HPCC/CSS/ICESS, page 831-834. IEEE, (2015)Loop Distribution and Fusion with Timing and Code Size Optimization for Embedded DSPs., , , , , and . EUC, volume 3824 of Lecture Notes in Computer Science, page 121-130. Springer, (2005)Optimizing Nested Loops with Iterational and Instructional Retiming., , , , and . EUC, volume 3824 of Lecture Notes in Computer Science, page 164-173. Springer, (2005)Efficent Algorithm of Energy Minimization for Heterogeneous Wireless Sensor Network., , , , , and . EUC, volume 4096 of Lecture Notes in Computer Science, page 25-34. Springer, (2006)MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory., , , , , and . ACM Trans. Design Autom. Electr. Syst., 25 (6): 50:1-50:19 (2020)