Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scalable Boolean Methods in a Modern Synthesis Flow., , , , , , , , and . DATE, page 1643-1648. IEEE, (2019)SAT-Sweeping Enhanced for Logic Synthesis., , , , , , , , and . DAC, page 1-6. IEEE, (2020)Improvements to boolean resynthesis., , , , , , , and . DATE, page 755-760. IEEE, (2018)Integrated ESOP Refactoring for Industrial Designs., , , , , and . ICECS, page 369-372. IEEE, (2018)Clock Skew Optimization for Peak Current Reduction., , , and . VLSI Signal Processing, 16 (2-3): 117-130 (1997)Clock skew optimization for peak current reduction., , , and . ISLPED, page 265-270. IEEE, (1996)Generalized matching from theory to application., , and . ICCAD, page 13-20. IEEE Computer Society / ACM, (1997)Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specification., , , and . ISSS, page 57-. ACM / IEEE Computer Society, (1996)Iterative remapping for logic circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (10): 948-964 (1998)Logic optimization and synthesis: Trends and directions in industry., , , and . DATE, page 1303-1305. IEEE, (2017)