( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
Learning a Code-Space Predictor by Exploiting Intra-Image-Dependencies.

, , , and . BMVC, page 124. BMVA Press, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

Level C+ data reuse scheme for motion estimation with corresponding coding orders., , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (4): 553-558 (2006)Partial-result-reuse architecture and its design technique for morphological operations with flat structuring elements., , and . IEEE Trans. Circuits Syst. Video Techn., 15 (9): 1156-1169 (2005)Fast disparity estimation algorithm for mesh-based stereo image/video compression with two-stage hybrid approach., , , , and . VCIP, volume 5150 of Proceedings of SPIE, page 1521-1530. SPIE, (2003)Scalable module-based architecture for MPEG-4 BMA motion estimation., , , and . ISCAS (2), page 245-248. IEEE, (2001)Frame-level data reuse for motion-compensated temporal filtering., , , and . ISCAS, IEEE, (2006)A hardware accelerator for video segmentation using programmable morphology PE array., , and . ISCAS (4), page 341-344. IEEE, (2002)On-chip Principal Component Analysis with a Mean Pre-estimation Method for Spike Sorting., , , and . ISCAS, page 3110-3113. IEEE, (2009)128-channel Spike Sorting Processor with a Parallel-folding Structure in 90nm Process., , and . ISCAS, page 1253-1256. IEEE, (2009)Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT., , , , and . ISCAS (5), page 5190-5193. IEEE, (2005)Video Compression., and . Handbook of Signal Processing Systems, Springer, (2010)