( en | de | ru )

 

Disambiguation of "Sicard, Gilles"

Author of the publication

copydeleteadd this publication to your clipboard
15.6 A 30-to-80MHz simultaneous dual-mode heterodyne oscillator targeting NEMS array gravimetric sensing applications with a 300zg mass resolution.

, , , , , , , and . ISSCC, page 266-267. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Elisabeth Sicard

Jérôme Sicard

Gerhard Sicard

Damien Sicard

Pascal Sicard

 

Other publications of authors with the same name

15.6 A 30-to-80MHz simultaneous dual-mode heterodyne oscillator targeting NEMS array gravimetric sensing applications with a 300zg mass resolution., , , , , , , and . ISSCC, page 266-267. IEEE, (2017)A photovoltaic mode pixel Embedding energy harvesting capability For future self-powered image sensors., , and . NEWCAS, page 261-264. IEEE, (2018)Arbiterless Event-Based Imager Architecture with temporal and spatial redundancies suppression., , , and . EBCCSP, page 1-6. IEEE, (2020)An on-pixel FPN reduction method for a high dynamic range CMO S imager., , and . ESSCIRC, page 332-335. IEEE, (2007)A New Class of Asynchronous A/D Converters Based on Time Quantization., , , and . ASYNC, page 196-205. IEEE Computer Society, (2003)Exploring Hierarchical Machine Learning for Hardware-Limited Multi-Class Inference on Compressed Measurements., , , and . ISCAS, page 1-5. IEEE, (2019)Trade-off between the number of bits per pixel and motion detection quality for a low power image sensor., , and . IMSE, page 1-6. Society for Imaging Science and Technology, (2016)A 120nm low power asynchronous ADC., , , , , and . ISLPED, page 60-65. ACM, (2005)Low-Throughput Event-Based Image Sensors and Processing., , , , , and . DATE, page 1-6. IEEE, (2023)BILLNET: A Binarized Conv3D-LSTM Network with Logic-gated residual architecture for hardware-efficient video inference., , and . SiPS, page 1-6. IEEE, (2022)