( en | de | ru )

 

Disambiguation of "Shi, C.-J. Richard"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (7): 1392-1400 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

C J Schumacher

J C Kämmer

J. C. Whitaker

J C Schmidt

Richard C Domek

 

Other publications of authors with the same name

iFPNA: A Flexible and Efficient Deep Neural Network Accelerator with a Programmable Data Flow Engine in 28nm CMOS., , , , and . ESSCIRC, page 170-173. IEEE, (2018)IPRAIL - intellectual property reuse-based analog IC layout automation., , , and . Integr., 36 (4): 237-262 (2003)Timed-Elastic-Band Based Variable Splitting for Autonomous Trajectory Planning., , , , and . CoRR, (2024)A signed hypergraph model of constrained via minimization.. Great Lakes Symposium on VLSI, page 159-166. IEEE, (1992)Parametric Equivalent Circuit Extraction for VLSI Structures., , and . VLSI-SOC, page 198-203. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Efficient DDD-based term generation algorithm for analog circuit behavioral modeling., and . ASP-DAC, page 789-794. ACM, (2003)Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (4): 892-904 (2006)A 13.56 MHz Active Rectifier With Self-Switching Comparator for Wireless Power Transfer Systems., , and . ISOCC, page 54-55. IEEE, (2018)Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling., and . DAC, page 550-554. ACM, (2001)Template-driven parasitic-aware optimization of analog integrated circuit layouts., , and . DAC, page 644-647. ACM, (2005)