Author of the publication

A predicate-aware modulo scheduling for improving resource efficiency of coarse grained reconfigurable architectures.

, , and . SIES, page 311-314. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Area-Efficient Instruction Set Extension Exploration with Hardware Design Space Exploration., , and . J. Inf. Sci. Eng., 27 (5): 1641-1657 (2011)Low-Power Data Address Bus Encoding Method., , , , and . CDES, page 204-210. CSREA Press, (2005)Compressing MIPS code by multiple operand dependencies., , and . ACM Trans. Embed. Comput. Syst., 2 (4): 482-508 (2003)A predicate-aware modulo scheduling for improving resource efficiency of coarse grained reconfigurable architectures., , and . SIES, page 311-314. IEEE, (2012)Decoding Unit with High Issue Rate for X86 Superscalar Microprocessors., , and . ICPADS, page 488-495. IEEE Computer Society, (1998)Reconfigurable custom functional unit generation and exploitation in multiple-issue processors., , , and . SASP, page 115-118. IEEE Computer Society, (2010)Reconfigurable Custom Functional Unit Generation and Exploitation for Multiple-Issue Processors., , and . J. Inf. Sci. Eng., 31 (4): 1431-1453 (2015)Instruction Set Extension Exploration in Multiple-Issue Architecture., , , and . DATE, page 764-769. ACM, (2008)An Inverted File Cache for Fast Information Retrieval., , and . J. Inf. Sci. Eng., 19 (4): 681-695 (2003)A software/hardware cooperated stack operations folding model for Java processors., , , and . J. Syst. Softw., 72 (3): 377-387 (2004)