Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Enabling adaptive loop pipelining in high-level synthesis.

S. Dai, G. Liu, R. Zhao, and Z. Zhang. ACSSC, page 131-135. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wenlin Gai

Helmar Gai

Gai Sun

Liu Liu

Other publications of authors with the same name

DATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation: (Abstract Only).G. Liu, E. Ustun, S. Xiang, C. Xu, G. Luo, and Z. Zhang. FPGA, page 290. ACM, (2018)Linker Code Size Optimization for Native Mobile Applications.G. Liu, U. Farooq, C. Zhao, X. Liu, and N. Sun. CoRR, (2022)The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips.S. Davidson, S. Xie, C. Torng, K. Al-Hawaj, A. Rovinski, T. Ajayi, L. Vega, C. Zhao, R. Zhao, S. Dai and 10 other author(s). IEEE Micro, 38 (2): 30-41 (2018)Geometric Exterior Elements Calibration of Jilin-1 Linear Array Satellites Based on Star Observation.Z. Guan, X. Zhong, G. Zhang, Y. Jiang, and G. Liu. IGARSS, page 4482-4485. IEEE, (2023)A Parallelized Iterative Improvement Approach to Area Optimization for LUT-Based Technology Mapping.G. Liu, and Z. Zhang. FPGA, page 147-156. ACM, (2017)ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests.M. Tan, G. Liu, R. Zhao, S. Dai, and Z. Zhang. ICCAD, page 78-85. IEEE, (2015)CASA: correlation-aware speculative adders.G. Liu, Y. Tao, M. Tan, and Z. Zhang. ISLPED, page 189-194. ACM, (2014)FPGA HLS Today: Successes, Challenges, and Opportunities.J. Cong, J. Lau, G. Liu, S. Neuendorffer, P. Pan, K. Vissers, and Z. Zhang. ACM Trans. Reconfigurable Technol. Syst., 15 (4): 51:1-51:42 (2022)Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications.G. Liu, J. Primmer, and Z. Zhang. DAC, page 122. ACM, (2019)Statistically certified approximate logic synthesis.G. Liu, and Z. Zhang. ICCAD, page 344-351. IEEE, (2017)

BibSonomy

Disambiguation of "Liu, Gai"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Enabling adaptive loop pipelining in high-level synthesis.

Please choose a person to relate this publication to

Wenlin Gai

Helmar Gai

Gai Sun

Liu Liu

Liu Liu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Gai"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Enabling adaptive loop pipelining in high-level synthesis.

Please choose a person to relate this publication to

Wenlin Gai

Helmar Gai

Gai Sun

Liu Liu

Liu Liu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Enabling adaptive loop pipelining in high-level synthesis.