Author of the publication

On the Achievable DoF and User Scaling Law of Opportunistic Interference Alignment in 3-Transmitter MIMO Interference Channels.

, and . IEEE Trans. Wirel. Commun., 12 (6): 2743-2753 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Intelligent Cache System with Hardware Prefetching for High Performance., , , and . IEEE Trans. Computers, 52 (5): 607-616 (2003)Next High Performance and Low Power Flash Memory Package Structure.. J. Comput. Sci. Technol., 22 (4): 515-520 (2007)Temporal learning of bottom-up connections via spatially nonspecific top-down inputs., , and . Neurocomputing, (2020)Multiuser Diversity for Secrecy Communications Using Opportunistic Jammer Selection: Secure DoF and Jammer Scaling Law., and . IEEE Trans. Signal Process., 62 (4): 828-839 (2014)Stabilized Detection Accuracy Maximization Using Adaptive SAR Image Processing in LEO Networks., , , , and . IEEE Trans. Veh. Technol., 71 (5): 5661-5665 (2022)Fog server deployment considering network topology and flow state in local area networks., , and . ICUFN, page 652-657. IEEE, (2017)A Low Power TLB Structure for Embedded Systems., , , , and . IEEE Comput. Archit. Lett., (2002)Analyses on Current Characteristics of 3-D MOSFET Determined by Junction Doping Profiles for Nonvolatile Memory Devices., , , , , , , and . IEICE Trans. Electron., 90-C (5): 988-993 (2007)Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)., , , , , and . IEICE Trans. Electron., 92-C (5): 620-626 (2009)A new cache architecture based on temporal and spatial locality., , and . J. Syst. Archit., 46 (15): 1451-1467 (2000)