( en | de | ru )

 

Disambiguation of "Purini, Suresh"

Author of the publication

copydeleteadd this publication to your clipboard
A Cloud-Fog Architecture for Video Analytics on Large Scale Camera Networks Using Semantic Scene Analysis.

, , , , and . CCGrid, page 513-523. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Suresh Duggal

Suresh Merchant

Suresh Majmudar

Suresh Kumbar

Suresh Nimmagadda

 

Other publications of authors with the same name

FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation., , , and . FPL, page 304-309. IEEE, (2020)Virtual Machine Coscheduling: A Game Theoretic Approach., , and . UCC, page 227-234. IEEE Computer Society, (2013)Flow Sensor IoT Node for Wi-Fi Equipped Apartments and Gated Communities., , , and . IEEE SENSORS, page 1-4. IEEE, (2018)Re-targeting Optimization Sequences from Scalar Processors to FPGAs in HLS compilers (Abstract Only)., , and . FPGA, page 276. ACM, (2016)An FPGA Overlay for CNN Inference with Fine-grained Flexible Parallelism., , , and . ACM Trans. Archit. Code Optim., 19 (3): 34:1-34:26 (2022)Accelerating local laplacian filters on FPGAs., , , and . CoRR, (2024)A Hybrid CPU+GPU Working-Set Dictionary., , and . ISPDC, page 56-63. IEEE Computer Society, (2016)Design of Low Power Systems Using Inexact Logic Circuits., , , and . J. Low Power Electron., 6 (3): 401-414 (2010)FlowPix: Accelerating Image Processing Pipelines on an FPGA Overlay using a Domain Specific Compiler., , and . ACM Trans. Archit. Code Optim., 20 (4): 60:1-60:25 (December 2023)Synthesizing Power and Area Efficient Image Processing Pipelines on FPGAs using Customized Bit-widths., , , , and . CoRR, (2018)