( en | de | ru )

 

Disambiguation of "Hegt, Hans"

Author of the publication

copydeleteadd this publication to your clipboard
An 11b 1GS/s ADC with parallel sampling architecture to enhance SNDR for multi-carrier signals.

, , , , , , , and . ESSCIRC, page 121-124. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Walentina Hegt

Ana Hanstedt

Beurteilung der Entwicklungskompetenz boviner Oozyten aus Follikeln mit unterschiedlicher Durchblutung der Follikelwand. TierH Hannover, (2009)

Flemming Hansen

Standards in der sozialen Arbeit. Uni Kassel, (2009)

Patrick Hansen

Entwicklung eines energetischen Sanierungsmodells für den europäischen Wohngebäudesektor unter dem Aspekt der Erstellung von Szenarien für Energie- und Co_1tn2-Einsparpotenziale bis 2030. Uni Siegen, (2009)

Sophie Hansen

 

Other publications of authors with the same name

Predictive timing error calibration technique for RF current-steering DACs., , and . ISCAS, page 228-231. IEEE, (2008)Smart AD and DA converters., , , , , , and . ISCAS (4), page 4062-4065. IEEE, (2005)A high performance license plate recognition system., , and . SMC, page 4357-4362. IEEE, (1998)An 11b Pipeline ADC With Parallel-Sampling Technique for Converting Multi-Carrier Signals., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (5): 906-914 (2012)On the stability of high order Sigma-Delta modulators., , and . ICECS, page 1383-1386. IEEE, (2001)Recognition of Real-Life Character Samples using a Structural Variation and Degradation Model., and . ICDAR, page 225-228. IEEE Computer Society, (1999)Digital post-correction of front-end track-and-hold circuits in ADCs., , , and . ISCAS, IEEE, (2006)Statistical Analysis of Mapping Technique for Timing Error Correction in Current-Steering DACs., , , , and . ISCAS, page 1225-1228. IEEE, (2007)Limit cycle counting based smart background calibration of continuous time sigma delta ADCs., , , and . ISCAS, page 722-725. IEEE, (2014)Sigma-delta modulators operating at a limit cycle., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (5): 399-403 (2006)