Author of the publication

An MOS transistor model for analog circuit design.

, , and . IEEE J. Solid State Circuits, 33 (10): 1510-1519 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CNN Learning for Image Processing: Center of Mass versus Genetic Algorithms., , , , , and . LASCAS, page 41-44. IEEE, (2019)A Very Compact CMOS Analog Multiplier for Application in CNN Synapses., , , , , , and . LASCAS, page 241-244. IEEE, (2019)Image filtering in a CMOS analog CNN., , , and . LASCAS, page 1-4. IEEE, (2015)Improving Output Voltage Swing in Cascode Current Mirrors., , , , , and . Circuits Syst. Signal Process., 42 (6): 3268-3291 (June 2023)Optimized sizing of analog circuits using the interior-point method for nonconvex nonlinear functions under MATLAB., , and . SBCCI, page 45-50. ACM, (2011)CMOS analog current-mode multiplier based on the advanced compact MOSFET model., , and . ISCAS (2), page 1020-1023. IEEE, (2005)Improving a MOSFET model for design by hand., , , , and . LASCAS, page 1-4. IEEE, (2017)A Graphical Interface Learning Tool for Image Processing Through Analog CNN., , , and . Circuits Syst. Signal Process., 41 (9): 4952-4976 (2022)CMOS multiplier based on the relationship between drain current and inversion charge., , , , and . IET Circuits Devices Syst., 3 (5): 239-247 (2009)A compact charge-based MOSFET model for circuit simulation., , , and . ICECS, page 491-494. IEEE, (1998)