Author of the publication

Protecting the Intellectual Properties of Deep Neural Networks with an Additional Class and Steganographic Images.

, , , and . CoRR, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Overhead Triple-Node-Upset-Tolerant Latch Design in 28-nm CMOS., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (7): 1039-1050 (2023)GBC: An Energy-Efficient LSTM Accelerator With Gating Units Level Balanced Compression Strategy., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (9): 3655-3665 (2022)Edge-Side Fine-Grained Sparse CNN Accelerator With Efficient Dynamic Pruning Scheme., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 1285-1298 (March 2024)More is Less: Domain-Specific Speech Recognition Microprocessor Using One-Dimensional Convolutional Recurrent Neural Network., , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1571-1582 (2022)AxRMs: Approximate Recursive Multipliers Using High-Performance Building Blocks., , , and . IEEE Trans. Emerg. Top. Comput., 10 (2): 1229-1235 (2022)Security and Approximation: Vulnerabilities in Approximation-Aware Testing., , , , and . IEEE Trans. Emerg. Top. Comput., 11 (1): 265-271 (January 2023)Ultra High-Speed Polynomial Multiplications for Lattice-Based Cryptography on FPGAs., , , , , and . IEEE Trans. Emerg. Top. Comput., 10 (4): 1993-2005 (2022)Analysis of Cell Range Expansion with TDM ICIC in Heterogeneous Cellular Networks., , and . IEICE Trans. Commun., 96-B (7): 1865-1873 (2013)A Flip-Flop Based Arbiter Physical Unclonable Function (APUF) Design with High Entropy and Uniqueness for FPGA Implementation., , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (4): 1853-1866 (2021)AxBMs: Approximate Radix-8 Booth Multipliers for High-Performance FPGA-Based Accelerators., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (5): 1566-1570 (2021)