Author of the publication

HyCSim: A rapid design space exploration tool for emerging hybrid last-level caches.

, , , , , and . DroneSE/RAPIDO@HiPEAC, page 53-58. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Near-optimal replacement policies for shared caches in multicore processors., , , , and . J. Supercomput., 77 (10): 11756-11785 (2021)Exploiting reuse locality on inclusive shared last-level caches., , , and . ACM Trans. Archit. Code Optim., 9 (4): 38:1-38:19 (2013)Exposing Abstraction-Level Interactions with a Parallel Ray Tracer., , , , , , , , , and 7 other author(s). WCAE@ISCA, page 5:1-5:8. ACM, (2019)Accurate and efficient constrained molecular dynamics of polymers using Newton's method and special purpose code., , , , , , , , and . Comput. Phys. Commun., (July 2023)Filtering Directory Lookups in CMPs with Write-Through Caches., , , and . Euro-Par (1), volume 6852 of Lecture Notes in Computer Science, page 269-281. Springer, (2011)Characterization of Apache web server with Specweb2005., , , , and . MEDEA@PACT, page 65-72. ACM, (2007)The reuse cache: downsizing the shared last-level cache., , , and . MICRO, page 310-321. ACM, (2013)Berti: an Accurate Local-Delta Data Prefetcher., , , , , and . MICRO, page 975-991. IEEE, (2022)Reuse Detector: Improving the Management of STT-RAM SLLCs., , , , , , , , , and 1 other author(s). Comput. J., 61 (6): 856-880 (2018)Store Buffer Design in First-Level Multibanked Data Caches., , , and . ISCA, page 469-480. IEEE Computer Society, (2005)