( en | de | ru )

 

Disambiguation of "Brunet, Simone Casale"

Author of the publication

copydeleteadd this publication to your clipboard
Programming Models and Methods for Heterogeneous Parallel Embedded Systems.

, , and . MCSoC, page 289-296. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pierluigi Casale

Solenn Brunet

Paul Brunet

Thibaut Brunet

Olivier Brunet

 

Other publications of authors with the same name

Exploring the data of blockchain-based metaverses., , and . MetaCom, page 109-113. IEEE, (2023)Design space exploration of high level stream programs on parallel architectures: A focus on the buffer size minimization and optimization problem., , , and . ISPA, page 738-743. IEEE, (2013)Execution Trace Graph Based Multi-criteria Partitioning of Stream Programs., , , and . ICCS, volume 51 of Procedia Computer Science, page 1443-1452. Elsevier, (2015)Buffer optimization based on critical path analysis of a dataflow program design., , and . ISCAS, page 1384-1387. IEEE, (2013)Systems design space exploration by serial dataflow program execution., , , and . ACSSC, page 1805-1809. IEEE, (2013)Programming Models and Methods for Heterogeneous Parallel Embedded Systems., , and . MCSoC, page 289-296. IEEE Computer Society, (2016)TURNUS: A design exploration framework for dataflow system design., , and . ISCAS, page 654. IEEE, (2013)High-level system synthesis and optimization of dataflow programs for MPSoCs., , , and . ACSSC, page 417-421. IEEE, (2016)Representing Guard Dependencies in Dataflow Execution Traces., , , and . CICSyN, page 291-295. IEEE, (2013)A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations., , , and . ICASSP, page 5003-5007. IEEE, (2014)