Author of the publication

An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing.

, , , , , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (4): 821-834 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing., , , , , , , , , and 3 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (4): 821-834 (2022)Reliability Exploration of System-on-Chip With Multi-Bit-Width Accelerator for Multi-Precision Deep Neural Networks., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (10): 3978-3991 (October 2023)Chakra: Advancing Performance Benchmarking and Co-design using Standardized Execution Traces., , , , , , , , , and 1 other author(s). CoRR, (2023)Hierarchical DNN with Heterogeneous Computing Enabled High-Performance DNA Sequencing., , , , , , , , , and . APCCAS, page 35-40. IEEE, (2022)A Fall Detection Network by 2D/3D Spatio-temporal Joint Models with Tensor Compression on Edge., , , , , , , and . ACM Trans. Embed. Comput. Syst., 21 (6): 83:1-83:19 (November 2022)A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (9): 3619-3631 (2022)TT-LCD: Tensorized-Transformer based Loop Closure Detection for Robotic Visual SLAM on Edge., , , , , , , , , and . ICARM, page 166-172. IEEE, (2023)RankSearch: An Automatic Rank Search Towards Optimal Tensor Compression for Video LSTM Networks on Edge., , , , , , , , , and 1 other author(s). DATE, page 1-2. IEEE, (2023)A Video-based Fall Detection Network by Spatio-temporal Joint-point Model on Edge Devices., , , , , , and . DATE, page 422-427. IEEE, (2021)A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA., , , , , , , , , and . FPGA, page 50. ACM, (2022)