( en | de | ru )

 

Disambiguation of "Shibata, Yuichiro"

Author of the publication

copydeleteadd this publication to your clipboard
Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation.

, , , and . FPL, page 478-481. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daisuke Shibata

Tomohiro Shibata

Yuichiro Honda

 

Other publications of authors with the same name

Documents as a Bag of Maximal Substrings - An Unsupervised Feature Extraction for Document Clustering., , and . ICEIS (1), page 5-13. SciTePress, (2011)Light-Weight Fine-Grain Dynamic Partial Reconfiguration on Xilinx FPGAs., , and . CISIS, volume 772 of Advances in Intelligent Systems and Computing, page 518-526. Springer, (2018)Retrieving 3-d information with FPGA-based stream processing., , , , and . FPGA, page 261. ACM, (2008)A Memory Profiling Framework for Stencil Computation on an FPGA Accelerator with High Level Synthesis., , , , and . SIGARCH Comput. Archit. News, 42 (4): 69-74 (2014)Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator., , , , , , , , , and 2 other author(s). IPSJ Trans. Syst. LSI Des. Methodol., (2010)Pipelined ADPCM Compression for HDR Synthesis on an FPGA., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 107 (3): 531-539 (2024)Evaluation of Directive-based Heterogeneous Redundant Design Approaches for Functional Safety Systems on FPGAs., , , and . Int. J. Netw. Comput., 12 (2): 387-405 (2022)A novel multiple-walk parallel algorithm for the Barnes-Hut treecode on GPUs - towards cost effective, high performance N-body simulation., , , , , , , , and . Comput. Sci. Res. Dev., 24 (1-2): 21-31 (2009)Flexible Load-Dependent Soft-Start Method for Digital PID Control DC-DC Converter in 380Vdc System., , , , , and . IEICE Trans. Commun., 100-B (4): 518-528 (2017)A Simple Heterogeneous Redundant Design Method for Finite State Machines on FPGAs., , and . CISIS, volume 993 of Advances in Intelligent Systems and Computing, page 453-461. Springer, (2019)