( en | de | ru )

 

Disambiguation of "Hoyos, Sebastian"

Author of the publication

copydeleteadd this publication to your clipboard
Recurrent Neural Network Equalization for Wireline Communication Systems.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (4): 2116-2120 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Guillermo Hoyos Vásquez

Karl Hoyos

Carl Hoyos

Rudolf Hoyos

Alice Hoyos

 

Other publications of authors with the same name

A Sub-Nyquist Rate Sampling Receiver Exploiting Compressive Sensing., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (3): 507-520 (2011)Mixed-signal equalization architectures for printed circuit board channels., , and . ICASSP, page 3768-3771. IEEE, (2002)Compressive Spectrum Sensing Front-ends for Cognitive Radios., and . SMC, page 1899-1994. IEEE, (2009)The Spectral Calibration of Swept-Source Optical Coherence Tomography Systems Using Unscented Kalman Filter., and . BioCAS, page 1-4. IEEE, (2018)The impact of ADC nonlinearity in a mixed-signal compressive sensing system for frequency-domain sparse signals., , , , and . Phys. Commun., 5 (2): 196-207 (2012)A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 µ m CMOS., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (3): 564-568 (2012)Ultra-wideband analog-to-digital conversion via signal expansion., and . IEEE Trans. Veh. Technol., 54 (5): 1609-1622 (2005)Monobit digital receivers for ultrawideband communications., , and . IEEE Trans. Wirel. Commun., 4 (4): 1337-1344 (2005)A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth., , , , and . IEEE J. Solid State Circuits, 45 (6): 1122-1136 (2010)Analytical framework and bandwidth optimisation of orthogonal frequency division multiplexing low-order multi-channel filter-bank receivers for achieving sampling clock-jitter robustness., , , and . IET Circuits Devices Syst., 5 (5): 360-364 (2011)