( en | de | ru )

 

Disambiguation of "Rajski, Janusz"

Author of the publication

copydeleteadd this publication to your clipboard
Design of Phase Shifters for BIST Applications.

, and . VTS, page 218-224. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Janusz Gatniejewski

Janusz Panzer

Janusz Rat

Janusz Surzykiewicz

Janusz Bogdanowicz

 

Other publications of authors with the same name

Self-test methodology for at-speed test of crosstalk in chip interconnects., , and . DAC, page 619-624. ACM, (2000)High Performance Dense Ring Generators., , , and . IEEE Trans. Computers, 55 (1): 83-87 (2006)Embedded deterministic test points for compact cell-aware tests., , , , , , , , , and . ITC, page 1-8. IEEE, (2015)On Using Implied Values in EDT-based Test Compression., , , , and . DAC, page 11:1-11:6. ACM, (2014)Cube-Contained Random Patterns and Their Applications to the Complete Testing of Synthesized Multi-Level Circuits., and . ITC, page 473-482. IEEE Computer Society, (1991)GEMINI-a logic system for fault diagnosis based on set functions.. FTCS, page 292-297. IEEE Computer Society, (1988)Embedded Deterministic Test for Low-Cost Manufacturing., , , , , and . IEEE Des. Test Comput., 20 (5): 58-66 (2003)2D Test Sequence Generators., , and . IEEE Des. Test Comput., 20 (1): 51-59 (2003)Hardware Protection via Logic Locking Test Points., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3020-3030 (2018)High Volume Diagnosis in Memory BIST Based on Compressed Failure Data., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 441-453 (2010)