( en | de | ru )

 

Disambiguation of "Chen, Kuan-Hsun"

Author of the publication

copydeleteadd this publication to your clipboard
HEART: Hybrid Memory and Energy-Aware Real-Time Scheduling for Multi-Processor Systems.

, , , and . ACM Trans. Embed. Comput. Syst., 20 (5s): 88:1-88:23 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kuan Chen

Hsun Shan Chen

Kuan-yu Chen

Kuan-Neng Chen

Pei Kuang

 

Other publications of authors with the same name

Guest Editorial: Special Issue on Systems Optimizations for DSP and AI Applications., , and . J. Signal Process. Syst., 95 (5): 569-570 (May 2023)MODES: model-based optimization on distributed embedded systems., , , , , , and . Mach. Learn., 110 (6): 1527-1547 (2021)ROLLED: Racetrack Memory Optimized Linear Layout and Efficient Decomposition of Decision Trees., , , , , and . IEEE Trans. Computers, 72 (5): 1488-1502 (May 2023)Memory Carousel: LLVM-Based Bitwise Wear Leveling for Nonvolatile Main Memory., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (8): 2527-2539 (2023)HEART: Hybrid Memory and Energy-Aware Real-Time Scheduling for Multi-Processor Systems., , , and . ACM Trans. Embed. Comput. Syst., 20 (5s): 88:1-88:23 (2021)This is SPATEM! A Spatial-Temporal Optimization Framework for Efficient Inference on ReRAM-based CNN Accelerator., , , , , and . ASP-DAC, page 702-707. IEEE, (2022)On the Equivalence of Maximum Reaction Time and Maximum Data Age for Cause-Effect Chains., , , , and . ECRTS, volume 262 of LIPIcs, page 10:1-10:22. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2023)On the Formalism and Properties of Timing Analyses in Real-Time Embedded Systems., , , , and . A Journey of Embedded and Cyber-Physical Systems, page 37-55. Springer, (2021)Average Task Execution Time Minimization under (m, k) Soft Error Constraint., , , and . RTAS, page 1-13. IEEE, (2023)Software-Based Memory Analysis Environments for In-Memory Wear-Leveling., , , , , and . ASP-DAC, page 651-658. IEEE, (2020)