Author of the publication

Reconfigurable architectures and processors for real-time video motion estimation.

, , , and . J. Real Time Image Process., 2 (4): 191-205 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dynamic Load Balancing for Real-Time Video Encoding on Heterogeneous CPU+GPU Systems., , , and . IEEE Trans. Multim., 16 (1): 108-121 (2014)p264: open platform for designing parallel H.264/AVC video encoders on multi-core systems., , and . NOSSDAV, page 81-86. ACM, (2010)Power-Efficient Approximate SAD Architecture with LOA Imprecise Adders., , , , and . LASCAS, page 65-68. IEEE, (2019)Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (7): 1287-1300 (2015)Scalable Unified Transform Architecture for Advanced Video Coding Embedded Systems., , , and . Int. J. Parallel Program., 41 (2): 236-260 (2013)Fast and energy-efficient approximate motion estimation architecture for real-time 4 K UHD processing., , , , , , and . J. Real Time Image Process., 18 (3): 723-737 (2021)UHD 8K energy-quality scalable HEVC intra-prediction SAD unit hardware using optimized and configurable imprecise adders., , , , , , and . J. Real Time Image Process., 17 (5): 1685-1701 (2020)Automatic Synthesis of Motion Estimation Processors Based on a New Class of Hardware Architectures., and . VLSI Signal Processing, 34 (3): 277-290 (2003)SBCCI 2022., and . IEEE Des. Test, 40 (5): 5-6 (October 2023)Integrated accelerator architecture for DNA sequences alignment with enhanced traceback phase., , , and . HPCS, page 16-23. IEEE, (2010)