Inproceedings,

Layout optimizations to decrease internal power and area in digital CMOS standard cells.

, , , , , , , , and .
MIPRO, page 1582-1587. IEEE, (2015)

Meta data

Tags

Users

  • @dblp

Comments and Reviews