Inproceedings,

System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs.

, , , , and .
DATE, page 236-241. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews