Author of the publication

System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs.

, , , , and . DATE, page 236-241. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power/Performance Trade-Offs in Real-Time SDRAM Command Scheduling., , , and . IEEE Trans. Computers, 65 (6): 1882-1895 (2016)Deadlock Prevention in the Æthereal Protocol., , , , , and . CHARME, volume 3725 of Lecture Notes in Computer Science, page 345-348. Springer, (2005)A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control., , , , and . CODES+ISSS, page 130-135. ACM, (2006)Component-Level ASIL Decomposition for Automotive Architectures., , and . DSN Workshops, page 62-69. IEEE, (2019)Hybrid Timeslot Design for IEEE 802.15.4 TSCH to Support Heterogeneous WSNs., , , and . PIMRC, page 1-7. IEEE, (2018)Chip Health Tracking Using Dynamic In-Situ Delay Monitoring., , and . DATE, page 304-307. IEEE, (2019)A distributed architecture to check global properties for post-silicon debug., , and . European Test Symposium, page 182-187. IEEE Computer Society, (2010)An Experimental Study of Cross-Technology Interference in In-Vehicle Wireless Sensor Networks., , , and . MSWiM, page 195-204. ACM, (2016)Dataflow formalisation of real-time streaming applications on a Composable and Predictable Multi-Processor SOC., , and . J. Syst. Archit., 61 (9): 435-448 (2015)A reconfigurable real-time SDRAM controller for mixed time-criticality systems., , , and . CODES+ISSS, page 2:1-2:10. IEEE, (2013)