Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/vlsic/TalegaonkarAEEN14
%A Talegaonkar, Mrunmay
%A Anand, Tejasvi
%A Elkholy, Ahmed
%A Elshazly, Amr
%A Nandwana, Romesh Kumar
%A Saxena, Saurabh
%A Young, Brian
%A Choi, Woo-Seok
%A Hanumolu, Pavan Kumar
%B VLSIC
%D 2014
%I IEEE
%K dblp
%P 1-2
%T A 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter.
%U http://dblp.uni-trier.de/db/conf/vlsic/vlsic2014.html#TalegaonkarAEEN14
%@ 978-1-4799-3327-3
@inproceedings{conf/vlsic/TalegaonkarAEEN14,
added-at = {2018-11-02T00:00:00.000+0100},
author = {Talegaonkar, Mrunmay and Anand, Tejasvi and Elkholy, Ahmed and Elshazly, Amr and Nandwana, Romesh Kumar and Saxena, Saurabh and Young, Brian and Choi, Woo-Seok and Hanumolu, Pavan Kumar},
biburl = {https://www.bibsonomy.org/bibtex/245f40a9187158170193577afbbf27f1b/dblp},
booktitle = {VLSIC},
crossref = {conf/vlsic/2014},
ee = {https://doi.org/10.1109/VLSIC.2014.6858392},
interhash = {b5c30f437c64b99da3f6e0983913258b},
intrahash = {45f40a9187158170193577afbbf27f1b},
isbn = {978-1-4799-3327-3},
keywords = {dblp},
pages = {1-2},
publisher = {IEEE},
timestamp = {2018-11-03T14:27:10.000+0100},
title = {A 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter.},
url = {http://dblp.uni-trier.de/db/conf/vlsic/vlsic2014.html#TalegaonkarAEEN14},
year = 2014
}