Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/ChoCJOOKKCSSJ22
%A Cho, Keonhee
%A Choi, Heekyung
%A Jung, In Jun
%A Oh, Ji Sang
%A Oh, Tae Woo
%A Kim, Ki-Ryong
%A Kim, Giseok
%A Choi, Taemin
%A Sim, Changsu
%A Song, Taejoong
%A Jung, Seong-Ook
%D 2022
%J IEEE J. Solid State Circuits
%K dblp
%N 4
%P 1039-1048
%T SRAM Write- and Performance-Assist Cells for Reducing Interconnect Resistance Effects Increased With Technology Scaling.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc57.html#ChoCJOOKKCSSJ22
%V 57
@article{journals/jssc/ChoCJOOKKCSSJ22,
added-at = {2022-04-27T00:00:00.000+0200},
author = {Cho, Keonhee and Choi, Heekyung and Jung, In Jun and Oh, Ji Sang and Oh, Tae Woo and Kim, Ki-Ryong and Kim, Giseok and Choi, Taemin and Sim, Changsu and Song, Taejoong and Jung, Seong-Ook},
biburl = {https://www.bibsonomy.org/bibtex/2987da174991b041244874631fe58fb64/dblp},
ee = {https://doi.org/10.1109/JSSC.2021.3138785},
interhash = {c72979f326c4ff2c267fb8e24bb20abd},
intrahash = {987da174991b041244874631fe58fb64},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 4,
pages = {1039-1048},
timestamp = {2024-04-08T10:43:23.000+0200},
title = {SRAM Write- and Performance-Assist Cells for Reducing Interconnect Resistance Effects Increased With Technology Scaling.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc57.html#ChoCJOOKKCSSJ22},
volume = 57,
year = 2022
}