@dblp

Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems.

, , , , , , , and . CODES+ISSS, page 22:1-22:10. ACM, (2016)

Links and resources

Tags