@dblp

Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches.

, , and . IEEE Trans. Computers, 49 (11): 1215-1227 (2000)

Links and resources

Tags