@dblp

Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS.

, , , , , , and . SiPS, page 151-156. IEEE, (2009)

Links and resources

Tags