@dblp

A CT ΔΣ ADC with 9/50MHz BW achieving 73/71dB DR designed for robust blocker tolerance in 14nm FinFET.

, , , , , , , and . ESSCIRC, page 139-142. IEEE, (2017)

Links and resources

Tags