@dblp

A methodology for FPGA to structured-ASIC synthesis and verification.

, , , , , , and . DATE Designers' Forum, page 64-69. European Design and Automation Association, Leuven, Belgium, (2006)

Links and resources

Tags