@dblp

Phase-locked loop architecture for adaptive jitter optimization.

, , and . ISCAS (4), page 161-164. IEEE, (2004)

Links and resources

Tags