@dblp

Layout techniques for on-chip interconnect inductance reduction.

, , and . ASP-DAC, page 269-273. IEEE Computer Society, (2004)

Links and resources

Tags