@dblp

A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.

, , and . ICICDT, page 1-4. IEEE, (2016)

Links and resources

Tags