@dblp

A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation.

, , , and . ISCAS (2), page 276-279. IEEE, (2003)

Links and resources

Tags