@dblp

Low-jitter all-digital phase-locked loop with novel PFD and high resolution TDC & DCO.

, , , and . SoCC, page 29-34. IEEE, (2016)

Links and resources

Tags