Inproceedings,

Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs.

, , , , , , , and .
ACM Great Lakes Symposium on VLSI, page 353-358. ACM, (2018)

Meta data

Tags

Users

  • @loroch
  • @dblp

Comments and Reviews