Inproceedings,
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications.
R. Tadros, W. Hua, M. Gibiluka, M. Moreira, N. Calazans, and P. Beerel.ASYNC, page 11-18. IEEE Computer Society, (2016)
Meta data
- BibTeX key
- conf/async/TadrosHGMCB16
- entry type
- inproceedings
- booktitle
- ASYNC
- year
- 2016
- pages
- 11-18
- publisher
- IEEE Computer Society
- crossref
- conf/async/2016
- ee
- https://doi.ieeecomputersociety.org/10.1109/ASYNC.2016.16
- isbn
- 978-1-4673-9007-1
- url
- http://dblp.uni-trier.de/db/conf/async/async2016.html#TadrosHGMCB16
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/async/TadrosHGMCB16
%A Tadros, Ramy N.
%A Hua, Weizhe
%A Gibiluka, Matheus
%A Moreira, Matheus T.
%A Calazans, Ney Laert Vilar
%A Beerel, Peter A.
%B ASYNC
%D 2016
%I IEEE Computer Society
%K dblp
%P 11-18
%T Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications.
%U http://dblp.uni-trier.de/db/conf/async/async2016.html#TadrosHGMCB16
%@ 978-1-4673-9007-1
@inproceedings{conf/async/TadrosHGMCB16,
added-at = {2023-03-23T00:00:00.000+0100},
author = {Tadros, Ramy N. and Hua, Weizhe and Gibiluka, Matheus and Moreira, Matheus T. and Calazans, Ney Laert Vilar and Beerel, Peter A.},
biburl = {https://www.bibsonomy.org/bibtex/21ab5d67f0897d745ad4358e413178026/dblp},
booktitle = {ASYNC},
crossref = {conf/async/2016},
ee = {https://doi.ieeecomputersociety.org/10.1109/ASYNC.2016.16},
interhash = {8a7fe928661b58f84464879e7d71f0f4},
intrahash = {1ab5d67f0897d745ad4358e413178026},
isbn = {978-1-4673-9007-1},
keywords = {dblp},
pages = {11-18},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T10:56:22.000+0200},
title = {Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications.},
url = {http://dblp.uni-trier.de/db/conf/async/async2016.html#TadrosHGMCB16},
year = 2016
}