( en | de | ru )

 

Disambiguation of "Gupta, Kirti"

Author of the publication

copydeleteadd this publication to your clipboard
MOS current mode logic exclusive-OR gate using multi-threshold triple-tail cells.

, , , and . Microelectron. J., (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kirti Dhingra

Kirti Shukla

Ashutosh Kumar Gupta

Renee Gupta

Jan Chandra Gupta

 

Other publications of authors with the same name

Handwriting Generation and Synthesis using Recurrent Neural Networks., , , , and . ICCCNT, page 1-8. IEEE, (2022)Implementation and Performance Comparison of a Four-Bit Ripple-Carry Adder Using Different MOS Current Mode Logic Topologies., , , and . ICCSA (6), volume 10409 of Lecture Notes in Computer Science, page 299-313. Springer, (2017)MOS current mode logic exclusive-OR gate using multi-threshold triple-tail cells., , , and . Microelectron. J., (2016)A Monolithic Cybersecurity Architecture for Power Electronic Systems., , and . IEEE Trans. Smart Grid, 15 (4): 4217-4227 (July 2024)Process invariant Schmitt Trigger non-volatile 13T1M SRAM cell., , and . Microelectron. J., (2023)A novel read decoupled 8T1M nvSRAM cell for near threshold operation., , and . Microelectron. J., (2022)Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 978-988 (2019)A new realization scheme for dynamic PFSCL style., , and . Integr., (2020)MCML Dynamic Register Design., , and . MWSCAS, page 582-586. IEEE, (2018)A Novel Bulk Drain Connected 6T SRAM Cell., , , and . ICACDS, volume 721 of Communications in Computer and Information Science, page 232-242. Springer, (2016)