( en | de | ru )

 

Disambiguation of "Sasdrich, Pascal"

Author of the publication

copydeleteadd this publication to your clipboard
Combined Threshold Implementation.

, , , and . IACR Cryptol. ePrint Arch., (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pascal Sasdrich

Pascal Vogel

Pascal Siegers

Pascal Blümmel

Pascal Häller

 

Other publications of authors with the same name

Exploring RFC 7748 for Hardware Implementation: Curve25519 and Curve448 with Side-Channel Protection., and . J. Hardw. Syst. Secur., 2 (4): 297-313 (2018)Combined Threshold Implementation., , , and . IACR Cryptol. ePrint Arch., (2024)VERICA - Verification of Combined Attacks: Automated formal verification of security against simultaneous information leakage and tampering., , , and . IACR Cryptol. ePrint Arch., (2022)EasiMask-Towards Efficient, Automated, and Secure Implementation of Masking in Hardware., , and . DATE, page 1-6. IEEE, (2023)Transitional Leakage in Theory and Practice - Unveiling Security Flaws in Masked Circuits., , , and . IACR Cryptol. ePrint Arch., (2022)Automated Generation of Masked Hardware., , , and . IACR Cryptol. ePrint Arch., (2021)Combined Private Circuits - Combined Security Refurbished., , , , , , and . CCS, page 990-1004. ACM, (2023)Generic Hardware Private Circuits Towards Automated Generation of Composable Secure Gadgets., , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022 (1): 323-344 (2022)Risky Translations: Securing TLBs against Timing Side Channels., , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2023 (1): 1-31 (2023)Revisiting Fault Adversary Models - Hardware Faults in Theory and Practice., , and . IEEE Trans. Computers, 72 (2): 572-585 (February 2023)